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This paper investigates the effect of channel length (Lch) variation upon analogue 
and radio frequency (RF) performance of Junctionless Double Gate Vertical 
MOSFET (JLDGVM). The study has been performed under the fixed level of 
process parameters by considering the dependence of analogue and RF properties 
on the channel length. Furthermore, this paper aims to give a comprehensive 
insight on possible improvement in the performance of analogue and RF of the 
JLDGVM device. The structure and characteristics of the device are developed 
and extracted respectively via 2D TCAD simulation. The results show that both 
transconductance generation factor (TGF) and transconductance (gm) of the 
JLDGVM device are tremendously increased by 83% and 74% respectively as 
the scale of channel length is reduced from 12 nm to 9 nm. On the other hand, 
the unity gain cut-off frequency (fT) and the gain-band-width product (GBW) 
tremendously improved by ~93% and ~74% respectively as the channel length 
of the device is scaled from 12 nm to 9 nm. 
Keywords: Cut-off frequency, Gain-band-width product, Transconductance, 
Transconductance generation factor. 
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1. Introduction 
Future nanoelectronic industries require an advanced fabrication of ultra-small 
components to be densely packed in a single chip, which demands an extreme 
miniaturisation of transistor sizes. Hence, it is crucial to provide fine solutions for 
this significant challenge in term of introducing new device structures and 
fabrication processes. For many years, an attempt to shrink the dimension of Metal 
Oxide Semiconductor Field Effect Transistors (MOSFETs) has been conducted to 
realize Moore’s prediction, especially when the channel length (Lch) is now being 
scaled down below ten-nanometer regime.  
A traditional MOSFET’s structure consists of two opposite type of junctions 
known as the P-N junctions. The distance between the PN junctions, commonly 
known as the effective channel length between the source and the drain region is 
isolated by the inverse type of dopant [1]. A conventional n-channel MOSFET 
normally utilizes n-type dopant (e.g., Arsenic) at a high concentration (1018 to 
1020 atom/cm3) on the source/drain regions and p-type dopant (e.g., boron) at 
concentration range between 1014 to 1018 atom/cm3 on the channel region [2]. 
Such formation requires extremely high doping concentration gradients, 
especially at the nano-scale regimes. Fabrication for this formation absolutely 
requires an extremely low thermal budget processing in order to avoid dopant 
redistribution, which would affect the device performance [3-6]. Lee et al. [7] 
mentioned that for instance, a commonly flash annealing methods employed to 
heat the silicon substrate for a very minimal period of time for reducing or even 
eliminating the diffusion, might not effectively agitate the ion implantation 
process in attaining a perfectly abrupt junction with extremely high concentration 
gradients. Thus, a lot of alternative device structures have been proposed in recent 
years to sort out the aforementioned issue.  
Silicon-on-insulator (SOI) is one of the alternative formations that provide the 
full dielectric isolation, where its working principle relies on the accumulation-
mode in which, the channel region employs similar polarity of the doping as the 
source/drain regions (junctionless). Junctionless configuration has been found to be 
implemented to most of SOI structures such as FinFETs, Multigate FETs, Gate-all-
around FETs and etc. [8-10]. Another alternative structure for junctionless 
configuration is a fully depleted structure in which, the current conduction is totally 
based on bulk phenomena. Since the current conduction is a bulk phenomenon, the 
channel requires to be formed as thin as possible to allow the gate voltage to 
instantly switch off the device. In addition, the channel region of the fully depleted 
device must be highly doped in order to let the drain current saturates in a much 
faster rate. Junctionless configuration has also been applied to most of the fully 
depleted devices such as planar double-gate devices, vertical double-gate devices 
and nanowire devices [10-14]. 
A junctionless vertical transistor is one of the promising device structures, 
capable of lessening fabrication and performance issue related to the heavily doped 
junction. The vertical structure offers a wide range of scalability in which, the 
channel length (Lch) can be scaled at the nano-meter regime without having a drastic 
deterioration in device performance. Scaling the transistor’s dimension is a very 
crucial part in most of the transistor’s structures. Basically, the geometrical and 
process parameters are the most important elements to be considered in the design 
consideration in which, their variation could contribute a significant impact on the 
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transistor characteristics. Carrier concentration (NA) is one of the important 
parameters that decides the behaviour of a transistor. The magnitude of NA is 
commonly sourced from the ion implant parameters are known as channel doping 
(Nch) and source/drain doping (Nsd). Besides, the variation of channel length and 
width are also important to determine the drain current (ID) of a transistor. It 
increases linearly with the decrease of the physical channel length, which usually 
provides an improvement in the circuit speed. 
Several previous reports on performance analysis of junctionless vertical 
double-gate MOSFET has been comprehensively studied in [14-16]. The study has 
revealed a significant insight into the performance boost in junctionless device 
compared to the conventional junction device, particularly in term of leakage 
behaviour. According to Rahul et al. [15], the results have shown that the off-state 
current (IOFF) of the junctionless device was 600 times lower than the junction 
device at similar technology, mainly due to the elimination of the reverse p-n 
junction [15]. The impact of high-k/metal-gate integration on the performance of 
junctionless double-gate vertical MOSFET has also been conducted [14]. The 
results revealed that the on-state current (ION) was significantly increased by ~59% 
as the high-k/metal-gate integration was applied. Besides that, the impact of work 
function (WF) variation on ION magnitude has also been observed in which, the 
device with a lower WF demonstrated a higher ION magnitude [16].  
However, the previous researches have not yet considered the impact of channel 
length variation on the device performance. Channel length (Lch) is a critical 
parameter for most transistors as it decides the overall electrical performance. The 
shorter channel length is always desired in transistor’s design because it could reduce 
the time taken for the transistor to turn from on-state to off-state or vice versa as the 
path for the current travels in the channel across the source/drain regions is 
minimized. However, the variation in the channel length is commonly associated with 
the device performance in term of DC and AC behaviours. Although it is accepted 
that junctionless configurations have contributed a positive impact on analogue and 
RF properties in previous researches [17-21], none have explored the effect of 
channel length (Lch) variation, especially on the vertical structure. Therefore, this 
current research might contribute a significant insight on design consideration of 
junctionless vertical MOSFET, particularly in term of the impact of channel length 
variation on analogue and RF properties. In the next section, the effect of channel 
length variation on analogue and Radio Frequency (RF) performance of Junctionless 
Double Gate Vertical MOSFET (JLDGVM) will be comprehensively explored. 
2. Device Model 
Figure 1 depicts the structure of the recessed channel in the vertical transistor. 
Depending on bias conditions and the depletion width, the vertical ultrathin channel 
might be able to operate in full depletion mode. Computation of the depletion is 
needed with consideration of the carrier concentration (NA) and the pillar thickness 
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where q is the electronic charge, Ԑsi is the permittivity of silicon and ϕfp is the surface 















V ln       
where VT is thermal voltage and Ni is the intrinsic silicon concentration. The 
magnitude of NA plays a crucial role in tuning the magnitude of threshold 
voltage (VTH). 
 
Fig. 1. Structure of recessed channel in vertical transistor. 
For the n-channel transistor, the implantation of the positive ions lowers the VTH 
magnitude while the implantation of the negative ions increases the VTH magnitude. 


















V        
where ɸb is the bulk potential, εSi is the permittivity of the silicon (1.06 × 10-12 
Farads/cm), Cox is the gate-oxide capacitance, Qfc represents the fixed charge due 
to imperfections in the silicon-oxide interface and doping, ɸms is the work function 
difference between the gate material and silicon substrate (ɸgate-ɸSi), NA is the 
density of the carriers in doped device substrate, Ni is the carrier concentration of 
intrinsic (undoped) silicon (1.45 × 1010 cm-3 at 300 oK). Similar with the 
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where Wd,max  is the maximum depletion width, Lch is the effective channel length, 
μ is the carrier mobility in the channel (assumed constant here), VG is the gate 
voltage, and VD is the drain voltage and VTH is the threshold voltage. 
3. Device Structure and Simulation   
The schematic 2D view of a junctionless double-gate vertical MOSFET 
(JLDGVM) is depicted in Fig. 2. The Lch of the symmetric device is scaled between 
9 nm to 12 nm. The silicon substrate is etched to form an ultrathin vertical pillar 
with 9 nm of a thickness (Tp). The ultrathin pillar of the device would raise the 
package density, could avoid the lithography limitation, and open alternative 
approaches for optimizing the doping profile with multiple levels of pillar thickness 
and doping concentrations. The vertical pillar is sandwiched by two symmetrical 
metal gates (tungsten silicide) that would enhance the gate control over the channel 
[22, 23].  
 
Fig. 2. Schematic cross-sectional structure of JLDGVM device. 
A channel region for the n-channel device is heavily doped with 1x1018 
atom/cm3 of arsenic dose. Similarly, the source/drain (S/D) regions for the n-
channel device are also heavily doped with 1 × 1018 atom/cm3 of arsenic dose in 
order to form n+ n+ n+ configuration (junctionless). A similar type of dopant is 
employed for the channel and S/D regions in order to completely eliminate the 
gradient of doping concentration so that no diffusion would take place, which 
indirectly neglects the need for costly ultrafast annealing processes and opens the 
possibility of device fabrication with shorter channels [1]. The proposed structure 
utilizes hafnium dioxide (HfO2) as the high-k dielectric. The HfO2 insulator has 
been paired with metal-gate in various transistor structures, exhibiting a significant 
boost in drain current [24-28]. Application of metal-gate technology is very crucial 
to avoid poly-gate depletion effect associated with degradation of electrical 
performance. Using correct metal-gate work function, the desired threshold voltage 
(VTH) can be achieved and the mobility degradation issue would be alleviated. Table 
1 lists the detailed geometrical and process parameter used in the simulated n-
channel devices. The Lch acts as a tunable variable in order to study its impact on 
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the analog and RF performance of the device while the other variables are remained 
at a constant magnitude. 
Table 1. Parameters used in simulated JLDGVMs. 
Variables Units Value 
Channel length, Lch nm 9-12 
Pillar thickness, Tp nm 9 
Channel doping, Nch Atom/cm3 1.0E18 
S/D doping, Nsd Atom/cm3 1.0E18 
Metal work-function, WF eV 4.5 
The 2D ATLAS simulator [29] is used to simulate the electrical characteristics 
for both n-channel JLDGVM devices. The ATLAS module of Silvaco is a 
physically-based two and three-dimensional device simulator, which capable of 
predicting the electrical characteristics of specified device structures and 
provides a detailed insight into the internal physical structure associated with the 
device operation.  
The device structure is used as an input by the ATLAS module in which, the 
electrical characteristics of the device will be predicted and associated with the 
specified bias condition. Therefore, it is possible to link simulation very closely to 
technology development, resulting in many benefits from the use of simulation. For 
this study, the drain bias is fixed at VD = 0.5 V and the analogue and RF 
performance are analyzed with a variable gate voltage (VG), ranging from 0 to 1 V.  
The performance analysis of analogue and RF behaviours of the JLDGVM 
device is conducted with VD = 0.5 V in order to comprehensively investigate the 
subthreshold behaviors. The threshold voltage (VTH) is extracted from the ID–VG 
transfer curve at VD = 0.5 V. The VTH is then utilized to compute the gate overdrive 
voltage (VGT), which is represented as: 
THGSGT VVV         
The analysis of analogue and RF performance in the JLDGVM devices includes 
the mobility degradation within the channel region suffered due to higher surface 
scattering near the silicon to the high-k dielectric interface. Hence, the device 
simulation utilizes the Lombardi CVT and temperature mobility model in order to 
accurately analyze the JLDGVM’s behaviours.  
The implementation of the Shockley–Read–Hall Recombination (SRH) model 
meanwhile is to contemplate on the phonon transition effects in extracting the off-
state current (IOFF).  
The simulation requires an accurate prediction of the electrical properties of 
JLDGVM devices, including the quantum effects. The quantum drift-diffusion 
models are considered as carrier transport of the JLDGVM devices to magnify the 
accuracy of extracted electrical properties, especially when the channel is scaled 
below 20 nm of length.  
Figure 3 depicts the doping profile across the JLDGVM device, displaying the 
net doping for silicon, hafnium dioxide, tungsten silicide and aluminium. 
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Fig. 3. Contour mode of JLDGVM layout. 
4. Results and Discussion 
The ID-VG transfer characteristics in a linear scale for n-channel JLDGVM device 
is shown in Fig. 4. It shows the impact of different channel length (Lch) on the ID 
response curves at VD = 0.5 V as the gate voltage (VG) is shifted from 0 V to 1 V. 
From the curves, it is observed that ID magnitude of the n-JLVDGM is significantly 
increased by ~68% as the Lch is reduced from 12 nm to 9 nm. The shorter channel 
length improves the current flow due to less resistance in the channel region. In the 
junctionless configuration, the peak majority carrier concentration coincides with 
the channel region that has the lowest electric field. Once the channel is reduced in 
length, the junctionless configuration of vertical structure would result in much 
higher on-state current (ION) than the inversion-mode. The decrease of the carrier’s 
mobility in junctionless-mode is less pronounced due to lower electric field 
perpendicular to the current flow.  
 
Fig. 4. Drain current (ID) vs. gate voltage (VG) at drain voltage (VD=0.5V).  
4.1.  Analogue performance 
The most crucial characteristics for analogue have been simulated via Atlas Silvaco 
software namely in gm and TGF as well as output conductance (gd) and early voltage 
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(VEA) in order to analyze the analogue performance of JLDGVM device. The 
transconductance of the JLDGVM device is very important for measuring the 









        
If the size of the interval approaches zero, the change in gate voltage would 
deliberately reduce, thus, the value of ∂ID/ ∂VG approaches the slope of the tangent 
to the curve of a certain point. The slope of this line represents the theoretical 
transconductance of a FET for a certain input of Vg and ID. A higher 
transconductance of the device implies that the channel has higher transport 
efficiency, which could be opted for analogue applications. On the other hand, the 
TGF implies how effective the ID for achieving a suitable magnitude of the gm. A 
higher magnitude of TGF is anticipated in order to design analogue circuits, 
especially for low power operation. The TGF of JLDGVM device is mathematically 
expressed as: 
        
A combined plot of gm and TGF as a function of VGT is depicted in Fig. 5. It is 
shown that the JLDGVM device with 9 nm of channel length demonstrates the 
highest TGF and transconductance. The TGF and transconductance (gm) of the 
JLDGVM device are tremendously increased by 83% and 74% respectively as the 
channel length is scaled from 12 nm to 9 nm.  
 
Fig. 5. Transconductance (gm) and Transconductance Generation  
Factor (TGF) as a function of gate overdrive voltage (VGT). 
The highest TGF and gm are exhibited by the device with 9 nm of channel length, 
which are measured at 44 V-1 and 4.46 mS/μm respectively. The improvement in 
transconductance is mainly due to tunnelling volume in the channel. This implies 
that the reduction in channel length could tremendously improve the 
transconductance of JLDGVM device. The ideal magnitude of TGF is normally 
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The TGF’s disparity presents at the subthreshold region of device operation for all 
the investigated channel length. The gm/ID ratio of the device is observed to be 
increased as the channel length being decreased. Thus, the channel length of the 
device should be carefully scaled as an extremely high TGF does not quite 
applicable for high linearity microwave systems. Pradhan et al. [30] mentioned that 
on the other hands, a lower TGF would not be a major disadvantage from the time 
when the power intake in the subthreshold region is extremely small. The output 
conductance (gd) is an important parameter that determines the performance of 
JLDGVM devices in analogue circuits. In most of the bulk devices, impact 
ionization effects (e.g., kink effect, parasitic bipolar action) could not be avoided, 
which would eventually result in the degradation of output conductance (gd) [31]. 
Therefore, a fully-depleted device is used to minimize this degradation. From the 
perspective of vertical MOSFET, a fully depleted configuration can be realized by 
having an ultrathin pillar (Tp = 9 nm) that is sandwiched by two side gates. The 









         
Figure 6 depicts the plot of gd for the n-JLDGVM device as a function of drain 
voltage (VD). It shows the effect of increasing drain voltage on output conductance 
(gd) for n-JLDGVM device and it is observed that the device with 9 nm of channel 
length demonstrates the highest gd at a maximum drain voltage of 1 V. 
 
Fig. 6. Output conductance (gd) as a function of drain voltage (VD).  
CMOS analogue circuits require a very low gd to acquire the high gain, in 
which, higher gd implies the channel has low output resistance, which subsequently 
magnifies the ID against VD particularly in the saturation region. Furthermore, a low 
gd could provide a significant boost in the drain current (Id) to output conductance 
(gd) ratio, known as early voltage (VEA). The VEA is mathematically expressed as: 
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Figure 7 depicts the disparity of VEA as a function of d VD. The device with 11 
nm of channel length exhibits the highest early voltage at maximum drain current. 
It is observed that the devices with 10 nm and 11 nm of channel length demonstrate 
a linear rise on the early voltage (VEA) as the drain voltage is increased from 0 V to 
1 V. Table 2 summarizes the magnitude of analogue performance (TGF, gm, gd and 
VEA) for different channel length. 
 
Fig. 7. Early voltage (VEA) as a function of drain voltage (VD). 
Table 2. TGF, gm, gd and VEA for different channel length. 
Characteristics Units 
Channel length, Lch 
9 nm  10 nm 11 nm 12 nm 
TGF V-1 44  26.7 10.6 7.5 
gm mS/μm 4.46  2.35 1.77 1.14 
gd mS/μm 1.41  0.77 0.33 0.66 
VEA V/μm 0.56  0.59 0.98 0.49 
4.2. RF Performance 
The significance of high frequency (RF) parameters in JLDGVM device includes 
gate-to-source capacitance (Cgs), gate-to-drain (Cgd), parasitic capacitance (Cgg), 
intrinsic gate delay (τint), dynamic power dissipation (Pdyn), cut-off frequency 
(FT) and gain-bandwidth product (GBW). The curves in Figs. 8 and 9 depict both 
Cgs and Cgd as a function of VGT for subthreshold regime respectively. The 
intrinsic capacitances are extracted via small-signal analysis after DC analysis. The 
capacitances between regions are computed by a single AC frequency (f) of 1 MHz 
as the gate overdrive voltage (VGT) is shifted with 0.01 V of step from 0 V to 1 V. 
Based on Fig. 8, the Cgs for the devices with 10 nm, 11 nm and 12 nm channel 
length are almost constant as the VGT is swept from 0 V to 0.8 V. However, the 
device with 10 nm of channel length exhibits a slight increase in Cgs as the VGT 
reaches 0.3 V. Such occurrence is mainly caused by the presence of the density of 
fringing field in short channel device [32]. The device with 9 nm of channel length 
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demonstrates the lowest Cgs magnitude, substantially due to much weaker 
capacitive coupling between the gate region and the source region.  
From Fig. 9, it is observed that all the channel lengths demonstrate a significant 
decrease in Cgd as the VGT is swept from 0 V to 0.8 V. The Cgd value should be a 
decline, approaching zero as the drain current enters the saturation regime. The 
device with 9 nm of channel length exhibits a sharp decline in Cgd value, implying 
a significant increase in the saturated drain current. Based on the plot for both Cgs 
and Cgd, it can be seen that the variation in channel length does not significantly 
decide the magnitude of the intrinsic capacitances as it has been dominantly 
influenced by the fringing field between gate and source/drain region. The parasitic 
gate capacitance (Cgg) is also a crucial AC parameter to be considered as it 
significantly influences the propagation delay of the device. Figure 10 depicts the 
plot of the parasitic gate capacitance (Cgg) as a function of VGT. 
 
Fig. 8. Gate-to-source capacitance (Cgs) as a function of VGT. 
 
Fig. 9. Gate-to-drain capacitance (Cgd) as a function of VGT. 
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Fig. 10. Gate-to-gate capacitance as a function of VGT. 
It is observed that the device with 12 nm of channel length exhibits the highest 
Cgg value among others. An extremely large Cgg magnitude would contribute a 
significant rise in intrinsic gate delay. The intrinsic gate delay is used to indicate 
the limit of the frequency of the JLDGVM device. It significantly relies on the 
magnitude of both drain current (ID) and parasitic gate capacitance (Cgg), which can 





int       
where, τint represents the intrinsic gate delay. Figure 11 depicts the plot for the τint 
as a function of VD.  
Based on Fig. 11, it is clearly shown that the device with 9 nm of channel length 
has the lowest intrinsic gate delay as the drain voltage is shifted from 0V to 1V. 
Since the magnitude of drain current is quite large compared to Cgg magnitude, the 
variation of drain current plays a dominant role in influencing the intrinsic gate 
delay. Besides that, dynamic power dissipation (Pdyn) is also a crucial AC 
characteristic for transient analysis of the JLDGVM device. The dynamic power 
dissipation can be calculated as: 
fVCP DDggdyn
2
       
for which, f  is representing the operating frequency and Pdyn represents the dynamic 
power dissipation. Figure 12 depicts the plot of dynamic power dissipation as a 
function of VD for JLDGVM device.  
The device with 12 nm of channel length demonstrates the highest power 
dissipation among the others as the drain voltage is swept from 0 V to 1 V. The 
devices with 9 nm and 10 nm of channel length exhibit almost the similar rate of 
dynamic power dissipation as the drain current increases. Since the AC frequency 
is kept at a constant magnitude, the Pdyn is directly controlled by the Cgg and VDD 
magnitude. In this case, the device with 9 nm of channel length exhibits the lowest 
Pdyn because it has the lowest parasitic capacitance compared to others. Based on 
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studies by Sharma and Bucher [33], it is very important to keep the dynamic power 
dissipation of JLDGVM device as low as possible in order to avoid any significant 
rise in temperature that could influence the device performance either in “OFF” or 
“ON” condition. 
The RF performance of JLDGVM device analysis heavily relies on the cut-off 
frequency (fT) as an important parameter. Fundamentally, fT is the frequency while 








        
 
Fig. 11. Intrinsic gate delay as a function of drain voltage. 
 
Fig. 12. Dynamic power dissipation as a function of drain voltage. 
Figure 13 represents fT for JLDGVM device as a function of VG at VD of 0.5 V. 
It shows that the unity gain cut-off frequency (fT) for JLDGVM device could boost 
up to approximately 93% as the reduction of the channel length scale is reduced 
from 12 nm to 9 nm, shifting the fT-VG characteristics to maximum gate voltage. 
The distinctive improvement in the magnitude of fT for JLDGVM device with 9 nm 
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of channel length is mainly influenced by its high transconductance and low 
parasitic capacitance. The high fT is desirable for high-speed operation of numerous 
RF applications. For the purpose of high-frequency transient analysis, the gain-
band-width product (GBW) is considered and calculated as: 
      
 
Fig. 13. Unity gain cut-off frequency (fT) as a function of gate voltage. 
Figure 14 depicts the GBW as a function of the VG at VD of 0.5V. The GBW for 
JLDGVM device could be increased by approximately 74% as the scale of the 
channel length is reduced from 12 nm to 9 nm, shifting the GBW-VG characteristics 
towards maximum gate voltage. The distinctive improvement of GBW observed in 
JLDGVM device with 9 nm of channel length is explicitly affected by high 
transconductance and tremendous decline of Cgd as it is approaching the maximum 
gate voltage. The device with high GBW is suitable for low bias and high-speed 
applications such as RF amplifiers. Table 3 summarizes the magnitude of RF 
performance (Cgs, Cgd, Cgg, τint, Pdyn, ft and GBW) for different channel length. 
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Table 3. Cgs, Cgd, Cgg, τint, Pdyn, ft and GBW for different channel length. 
Characteristics Units 
Channel length, Lch 
9 nm 10 nm 11 nm 12 nm 
Cgs fF 2.68 5.36 5.43 23.8 
Cgd fF 0.9 1.01 0.88 0.9 
Cgg fF 3.58 6.37 6.31 24.7 
τint ps 7.7 13.5 10.8 76.9 
Pdyn nW 3.5 6 6.2 24.7 
ft GHz 116.4 83.3 58.6 7.9 
GBW GHz 825.1 376.5 339.8 214.8 
From the observation, it can be concluded that the device with 9 nm of channel 
length has demonstrated good and acceptable analogue and RF performance 
compared to others. It has the lowest intrinsic gate delay, which is essential for data 
propagation from the input gate to the output. It also has exhibited the highest ft 
and GBW, which is very suitable for high-frequency RF application. On top of that, 
the device with 9 nm of channel length exhibits the highest ION magnitude measured 
at 2534.2 μA/μm (refer to Fig. 4), which is very desirable for the high speed 
switching operation. Several electrical characteristics of different junctionless 
device structures [34] have been compared to some of the results of the current 
study as shown in Fig. 15. 
 
Fig. 15. Benchmark of junctionless double gate vertical MOSFET 
(JLDGVM) with uniform channel dual material gate junctionless transistor 
(UC-DMGJLT) and graded channel dual material gate junctionless 
transistor (GC-DMGJLT) for a) gm, b) TGF, c) gd, d) fT. 
The JLDGVM device has exhibited the highest magnitude of gm and TGF 
compared to other junctionless architectures, owing to its high saturated drain 
current. However, the device experiences degradation in gd and fT magnitude 
compared to others. A slight degradation in gd magnitude is mainly due to the larger 
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drain current variation with a drain voltage variation at constant gate voltage. Both 
UC-DMGJLT and GC-DMGJLT have demonstrated higher fT magnitude, probably 
due to its higher intrinsic capacitance that totally governs the fT over their lower gm 
magnitudes. The analogue and RF performance of the JLDGVM have also been 
compared to different double-gate transistor technologies (e.g., dual material, 
graded channel dual material and gate stack) as summarized in Table 4. 
Table 4. Benchmark of analogue and RF performance 











Mohapatra et al. [35] 
GS-DG-M 
2.56 39.395 0.035 9.71 547 
Mohapatra et al. [36] 
SM-GS-DG 
3.40 39.514 0.007 6.175 286.75 
Mohapatra et al. [36] 
DM-GS-DG 
3.63 37.328 0.003 11.82 425.91 
Mohapatra et al. [36] 
DM-SH-GS-DG 
3.57 35.757 0.0015 13.82 421.33 
Sharma, and Bucher 
[37] DG 
2.44 12.7 n/a 1.39 476 
Sharma, and Bucher 
[37] DMDG 
2.19 13.5 n/a 1.5 439 
Sharma, and Bucher 
[37] GCDG 
2.91 13.4 n/a 1.14 546 
Sharma, and Bucher 
[37] GCDMDG 
2.79 14.1 n/a 1.27 534 
JLDGVM 
(Current work) 
4.46 44 1.41 0.56 116.4 
Based on Table 4, the analogue performance such as TGF, gm and gd of 
JLDGVM device are much higher than the rest of double-gate transistor 
technologies, implying the device has faster on-off switching transition. The 
JLDGVM device also exhibits the lowest VEA compared to others, implying that the 
device only experiences a smaller early effect, which would subsequently result in 
higher drain current. In term of RF performance, the JLDGVM device exhibits the 
lowest fT magnitude compared to other technologies. However, the fT of the device 
might be increased by reducing the channel length in accordance with the trend 
depicted in Fig. 13. The channel length variation seems to be very sensitive to the 
JLDGVM analogue and RF behaviours. For instance, as the channel length 
increases to 12 nm, the device suffers severe deterioration in transconductance, 
intrinsic gate delay, dynamic power consumption and cut-off frequency. 
Furthermore, some of the analogue and RF parameters demonstrates inconsistent 
behaviours as the channel length is further downscaled. For that reason, it can be 
concluded the channel length variation is not the only parameter that causes the 
fluctuations in analogue and RF performances of JLDGVM device. Other input 
parameters such as channel doping, source/drain doping, metal-gate work function, 
high-k material, pillar thickness should be considered for further investigation. 
Hence, various optimization methods could be applied [38-43] to minimize the 
variation of multiple input parameters in achieving the improved JLDGVM’s 
analogue and RF performance. 
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5. Conclusions 
In summary, the effect of channel length variation on analogue and RF performance 
of Junctionless Double Gate Vertical MOSFET (JLDGVM) were comprehensively 
investigated by using 2-D process (Athena) and device (Atlas) simulator. The 
Lombardi CVT and temperature mobility model were utilized for transport device 
simulation to measure the delay and power dissipation performance. The JLDGVM 
properties comprised a number of important analogue and RF parameters such as 
transconductance, output conductance, early voltage, reduced propagation delay, 
dynamic power dissipation, cut-off frequency and gain-band-width product. The 
results showed the reduction in channel length of JLDGVM device did improve the 
transconductance, cut-off frequency and gain-band-width product. However, it was 
assumed that the channel length was not the only input parameter that caused the 
uncertainty fluctuation in most of the analogue and RF performances. Hence, for 
future work, more input parameters besides channel length will be optimized by using 
appropriate statistical methods for robust analogue and RF performance. Based on 
the overall results, it is concluded that the JLDGVM device can be regarded as a 




Cgd Gate-to-drain capacitance, fF/µm 
Cgg Gate-to-gate capacitance, fF/µm 
Cgs Gate-to-source capacitance, fF/µm 
Cox Gate-oxide capacitance, fF/µm 
f Frequency, MHz 
fT Cut-off frequency, GHz 
gd Output conductance, mS/µm 
gm Transconductance, mS/µm 
HfO2 Hafnium dioxide 
IOFF Off-state current, A/µm 
ION On-state current, A/µm 
Lch Channel length, nm 
NA Carrier concentration, atom/cm-3 
Nch Channel doping, atom/cm-3 
Ni
 
Intrinsic silicon concentration, atom/cm 
Nsd Source/drain doping, atom/cm-3 
Pdyn Dynamic power dissipation, watt/µm 
Qfc Fixed charge due to imperfections in the silicon-oxide interface 
and doping 
q Electronic charge 
Tp Pillar thickness, nm 
VD Drain voltage, V 
VDD Supply voltage, V 
VEA Early voltage, V 
Vfb Flat band voltage, V 
VG Gate voltage, V 
VGT Gate overdrive voltage, V 
VT Thermal voltage, V 
VTH Threshold voltage, V 
Effect of Channel Length Variation on Analog and RF Performance of . . . . 2427 
 
 
Journal of Engineering Science and Technology           August 2019, Vol. 14(4) 
 
Wd,max Maximum depletion thickness, μm 
WSix Tungsten silicide 
 
Greek Symbols 
int Intrinsic gate delay, ps 
ϕfp Permittivity of silicon 
ɸms Surface potential 
Workfunction difference between the gate material and silicon 
substrate 
μ Carrier mobility 
 
Abbreviations 
AC Alternate Current 
DC Direct Current 
FET Field Effect Transistor 
GBW Gain-Band-Width Product 
JLDGVM Junctionless Double Gate Vertical MOSFET 
MOSFET Metal-Oxide-Semiconductor Field Effect Transistor 
RF Radio Frequency 
S/D Source/Drain 
SOI Silicon-on-Insulator 
TGF Transconductance Generation Factor 
WF Work Function 
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